


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	- 200				
R _{DS(on)} (Ω)	V _{GS} = - 10 V	3.0			
Q _g (Max.) (nC)	8.9				
Q _{gs} (nC)	2.1				
Q _{gd} (nC)	3.9				
Configuration	Single				



P-Channel MOSFET

FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR9210/SiHFR9210)
- Straight Lead (IRFU9210/SiHFU9210)
- · Available in Tape and Reel
- P-Channel
- · Fast Switching
- · Lead (Pb)-free Available

DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free	IRFR9210PbF	IRFR9210TRPbF ^a	-	IRFU9210PbF		
	SiHFR9210-E3	SiHFR9210T-E3 ^a	-	SiHFU9210-E3		
SnPb —	IRFR9210	IRFR9210TR ^a	IRFR9210TRL ^a	IRFU9210		
	SiHFR9210	SiHFR9210T ^a	SiHFR9210TL ^a	SiHFU9210		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, unless	s otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	- 200	v	
Gate-Source Voltage			V _{GS}	± 20	- V	
Continuous Drain Current	V_{GS} at - 10 V $T_{C} = 25$ $T_{C} = 100$	= 25 °C	1-	- 1.9	А	
	VGS at - 10 V T _C	= 100 °C	I _D	- 1.2		
Pulsed Drain Current ^a			I _{DM}	- 7.6		
Linear Derating Factor				0.20	- W/°C	
Linear Derating Factor (PCB Mount) ^e				0.020		
Single Pulse Avalanche Energy ^b			E _{AS}	300	mJ	
Repetitive Avalanche Currenta			I _{AR}	- 1.9	А	
Repetitive Avalanche Energy ^a			E _{AR}	2.5	mJ	
Maximum Power Dissipation	T _C = 25 °C		P _D	25	w	
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		гD	2.5	~ ~~	
Peak Diode Recovery dV/dtc			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			260 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = -50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 124 mH, $R_G = 25 \Omega$, $I_{AS} = -1.9 \text{ A}$ (see fig. 12). c. $I_{SD} \leq -1.9 \text{ A}$, dl/dt $\leq 70 \text{ A}/\mu \text{s}$, $V_{DD} \leq V_{DS}$, $T_J \leq 150 \text{ °C}$.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	0 V, I _D = - 250 μA	- 200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I _D = - 1 mA	-	- 0.23	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = - 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		- 200 V, V _{GS} = 0 V /, V _{GS} = 0 V, T _J = 125 °C	-	-	- 100 - 500	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V		-	-	3.0	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	- 50 V, I _D = - 1.1 A	0.98	-	-	S
Dynamic					L	L	<u> </u>
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = -25 V,$ f = 1.0 MHz, see fig. 5		-	170	-	pF
Output Capacitance	C _{oss}			-	54	-	
Reverse Transfer Capacitance	C _{rss}			-	16	-	
Total Gate Charge	Qg		1	-	-	8.9	nC
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	$I_D = -1.3 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 6 and 13 ^b	-	-	2.1	
Gate-Drain Charge	Q _{gd}	see lig. 6 and 13°		-	-	3.9	1
Turn-On Delay Time	t _{d(on)}			-	8.0	-	
Rise Time	t _r	$\label{eq:VDD} \begin{array}{l} V_{DD} = \text{-} \mbox{ 100 V}, \mbox{ I}_D = \text{-} \mbox{ 2.3 A}, \\ R_G = 24 \ \Omega, \ R_D = 41 \ \Omega, \ \text{see fig. 10}^b \end{array}$		-	12	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	11	-	
Fall Time	t _f				13	-	
Internal Drain Inductance	L _D	6 mm (0.25") 1	Between lead, 6 mm (0.25") from		4.5	-	- - -
Internal Source Inductance	L _S	package and center of die contact		-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the		-	- 1.9	Α
Pulsed Diode Forward Current ^a	I _{SM}	p - n junction diode		-	-	- 7.6	
Body Diode Voltage	V_{SD}	T _J = 25 °C,	$I_{\rm S}$ = - 1.9 A, $V_{\rm GS}$ = 0 V ^b	-	-	- 5.8	V
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = -2.3 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^b$		-	110	220	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.56	1.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-o			ninated by	/ L _S and I)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.








Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$





Fig. 2 - Typical Output Characteristics, T_C = 150 °C






Fig. 4 - Normalized On-Resistance vs. Temperature







Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage








Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit






Fig. 12b - Unclamped Inductive Waveforms











Fig. 13b - Gate Charge Test Circuit





Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91281.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.